

FIG. 1

FIG.2




FIG.3




FIG.4




FIG.5


VSA,  $I_{ref}$ , ID, AND INPUT SIGNAL

FIG.6


VSA,  $I_{ref}$ , ID, AND INPUT SIGNAL

FIG.7




FIG.8




FIG.9




FIG.10




FIG.11

VSA, Iref, ID, AND INPUT SIGNAL




FIG.12

8/17




FIG.13




FIG.14




FIG.15




FIG.16

VSA, Iref, ID, AND GATE DRIVING SIGNAL




FIG.17

VSA, Iref, ID, 200ms TIMER




FIG.18




FIG.19




FIG.20

VSA, Iref, ID, AND GATE DRIVING SIGNAL




FIG.21

VSA, Iref, ID, AND INPUT SIGNAL





FIG.22

VSA, Iref, ID, AND GATE DRIVING SIGNAL



VSA, Iref, ID, AND GATE DRIVING SIGNAL

FIG.23




FIG.24




FIG.25




FIG.26

